top of page

Program

Date

Time

Session

Presenter

20.03.2024

Day 1

09:00-09:30

09:30-09:45

Registration

Opening session

Pedro Diniz
Arnaldo Oliveira
Iouliia Skliarova

09:45-10:30

Keynote 1:

Machine Learning on FPGAs - Opportunities and Perspectives

Jürgen Teich

10:30-11:00

11:00-12:30

Coffee break

Session 1: Applications 1

SNN vs. CNN Implementations on FPGAs: An Empirical Evaluation

 

Open-Source SpMV Multiplication Hardware Accelerator for FPGA-based HPC Systems 

Deep Quantization of Graph Neural Networks with Run-time Hardware-Aware Training

12:30-14:00

Lunch

14:00-15:30

Session 2: Applications 2

Reconfigurable Edge Hardware for Intelligent IDS: Systematic Approach               

Bridging the Gap in ECG Classification: Integrating Self-Supervised Learning with Human-in-the-Loop Amid Medical Equipment Hardware Constraints

Enabling FPGA and AI Engine Tasks in the HPX Programming Framework for Heterogeneous High-Performance Computing

15:30-16:00

16:00-17:30

Coffee break

Session 3: Design methods

Secure eFPGA Configuration: A System-Level Approach               

 

Graphtoy: Fast Software Simulation of Applications for AMD's AI Engines               

 

A DSL and MLIR Dialect for Streaming and Vectorisation

Social event

21.03.2024

Day 2

09:15-10:00

Keynote 2:

FPGA design for network security

Nele Mentens

10:00-10:30

Coffee break

10:30-12:00

Session 4: Architectures

Analysis of Process Variation Within Clock Regions of AMD-Xilinx UltraScale+ Devices               

 

High Performance Connected Components Accelerator for Image Processing in the Edge               

Spectral-Blaze: A High-Performance FFT-based CNN Accelerato

12:00-13:30

Lunch

13:30-15:30

Special Section on Projects (4 papers)

Day 3

22.03.2024

09:15-10:00

Keynote 3:

DISCRETION: disruptive secure communications for European Defence

Catarina Bastos

10:00-10:30

10:30-12:00

Coffee break

Session 5: Applications and Architectures

Lidar-based 3D object detection in FPGA with Low Bitwidth Quantization            

 

Cryptographic Security through a Hardware Root of Trust               

 

Clock tree degradation analysis caused by radiation  

 

NEUROSEC: FPGA-Based Neuromorphic Audio Security

12:00-12:15

Closing session

Pedro Diniz

Arnaldo Oliveira

Piedad Brox

bottom of page